

CZ1106
CE1106

Chapter 3

Instruction Organisation in Memory

©2020 SCSE/NTU

1

CZ1106
CE1106

Chapter 3

Instruction Organisation in Memory

Characteristics of Instructions and the ARM Programmer's Model

Learning Objectives (3.1)

1. Describe the characteristics and role of an instruction.
2. Describe the function of the ARM instruction set **MOV** instruction
3. Describe the ARM programmer's model.
4. Describe the functions and interpretation of several ARM registers.

©2020 SCSE/NTU

2

CZ1106

CE1106

Code and Data in Memory

- Instructions are stored in memory as binary patterns called **machine codes**.
- They are also represented in more readable **mnemonics**.
- ARM (32-bit CPU) example:
Note: ARM instructions are **32 bits** long
- Memory is partitioned into separate **code** and **data** segments.

MOV R1,R0

MOV R2,R1

:

Address	Memory	Mnemonics
0x000	0x00	MOV R1,R0
0x001	0x10	
0x002	0xA0	
0x003	0xE1	
0x004	0x01	MOV R2,R1
:	0x20	
:	0xA0	
:	0xE1	
0x100	0x12	Data
0x101	0x34	Data
:	:	
:	:	

Code Memory

Data Memory

3

CZ1106

CE1106

ARM Instruction Format (Introduction)

- Introduction to a simple ARM mnemonic.
- The **MOV** operator is a two-operand instruction that copies the source operand to the destination operand.
- The right operand is the source and left operand is the destination.

MOV R1,R0

Copy operation

Destination

Source

R0

0x12345678

R1

0x00000000

Before execution

R0

0x12345678

R1

0x12345678

After execution

- In this example, the both operands are **registers** in the ARM CPU.

4

CZ1106
CE1106

Instruction Organization in Memory

- Instructions are binary encoded and stored in memory. Unlike data, instruction bytes tell CPU what actions to take (i.e. they are **executable**).
- Most instruction formats consist of **two** parts.

Instruction format

Op-code	Operands
---------	----------

- First part of instruction (**op-code**) specifies the operation to be carried out (e.g. move, add, subtract).
- Remaining bits (**operands**) specify the data itself or the location of data and where results is to be stored.
- Some operations produce no storable result but may alter program sequence or influence status flags (e.g. **N, Z, V, C**).

©2020 SCSE/NTU

5

CZ1106
CE1106

Opcode and Operands

- How are opcode encoded in an instruction?

Instruction word

Opcode

0	0	0	0	0	0	1
---	---	---	---	---	---	---

Operand(s)

- If there are 80 different operations, (e.g. **add**, **sub**, etc) then at least 7 bits ($2^6 < 80 < 2^7$) of opcode is needed to represent all the unique bit patterns.
- The **more variety** of operations supported by the instruction set, the **longer the length** of each instruction.

- Are there many ways to specify the operand(s)?
 - Numerous. An operand can be stored as part of the **instruction**, stored in a **register** or stored in **memory**.
 - The method by which the operand is specified is known as **addressing mode**.

©2020 SCSE/NTU

6

CZ1106
CE1106

Addressing Mode	ARM	Intel
Absolute (Direct)	None	MOV AX, [1000h]
Register Direct	MOV R1, R0	MOV AX, DX
Immediate	MOV R1, #3	MOV AX, 0003h
Register Indirect	LDR R1, [R0]	MOV AX, [BX]
Register Indirect with Offset	LDR R1, [R0, #4]	MOV AX, [BX+4]
Register Indirect with Index	LDR R1, [R0, R2]	MOV AH, [BX+DI]
Implied	BNE LOOP	JMP -8

©2020 SCSE/NTU

7

CZ1106
CE1106

Role of Instructions

- The role of an instruction is to make purposeful **changes** to the **current state** of the processor.
- The visible current state of a processor is defined by the **programmer's model** and contents in **memory**.
- There are three broad categories of instructions for general programming available in a processor:

Data Processing
ARM examples:
ADD R0, R1, R2
SUB R1, R2, #3
EOR R3, R3, R2

Data Transfer
ARM examples:
MOV R1, R0
STR R0, [R2, #4]
LDR R1, [R2]

Program Control
ARM examples:
B Back
BNE Loop
BL Routine

©2020 SCSE/NTU

8

CZ1106
CE1106

Program Counter

- ARM's register **R15** is the Program Counter (**PC**) and it keeps track of **program execution**.
- The content of the **PC** is an **address**.
- This address is the start address of the **next instruction** to be fetched.
- The **PC automatically increments** by the length of the instruction executed (i.e. increment by 4 in the ARM CPU).
- Sequential execution can be altered by modifying the contents of the **PC** to a new address location (i.e. a jump or a branch operation)
- Due to **pipeline** architecture of the ARM CPU, the value in the **PC** is the address of the current instruction being executed plus 8 bytes (i.e. 2 instructions).

©2020 SCSE/NTU

11

CZ1106
CE1106

Stack Pointer and Link Register

- **Stack Pointer (SP).**
 - By convention, **R13** in the ARM processor is designated the stack pointer.
 - The **SP** is used to maintain a space in memory (**stack**) that is used to **temporarily** store away register information which will be needed again later.
- **Link Register (LR).**
 - **R14** is used as a Link Register during the calling of subroutines.
 - **R14** gets a copy of the **PC** (**R15**) when a Branch with Link (**BL**) instruction is executed.
 - At all other times, **R14** can also act as a general purpose register.

Learn more: Google Search "ARM stack pointer" or "Link Register"

©2020 SCSE/NTU

12

CZ1106
CE1106

CPSR Condition Code Flags

CPSR bit(s)	Name	Description	NZVC	CPSR
31	N	Can set if last operation produced a negative result		
30	Z	Can set if last operation produced a zero result		
29	C	Can set if last operation produced a carry out in the most significant bit		
28	V	Can set if the last operation produced an overflow for a signed arithmetic operation		

N – Negative; Z – Zero; C – Carry ; V – Overflow

©2020 SCSE/NTU

13

CZ1106
CE1106

Summary

- An instruction usually consist of an **opcode** and an **operand**.
- Instructions in a program change the **states** of a processor as it executes.
- The states of the processor consist of values in:
 - general purpose registers (e.g. **R0 – R12**)
 - specialised function registers (e.g. **CPSR, SP, LR** and **PC**)
 - memory contents
- The design of a program is to ensure that these **states changes** in a purposeful manner during the execution of the sequence of instructions.

©2020 SCSE/NTU

14

CZ1106
CE1106

Chapter 3

Instruction Organisation in Memory

Basic Execution Cycle

Learning Objectives (3.2)

1. Describe the function of a simple **LDR** instruction from the ARM instruction set.

2. Describe the basic execution cycle of a simple **LDR** instruction.

3. Describe the factor that determines the execution speed of an instruction.

©2020 SCSE/NTU

15

CZ1106
CE1106

The MOV Instruction (Review)

The **MOV** operator copies **register** content to a register.

Copy operation

MOV R1, R0

Destination Source

R0 0x12345678

R1 0x12345678

After execution

©2020 SCSE/NTU

16

CZ1106
CE1106 **The LDR Instruction**

- The **LDR** operator copies **memory** content to a register.
- The left operand is always a destination register.
- The right source operand is a memory location whose address is contained in a register (indirect addressing).

Copy operation

LDR R1, [R0]

Destination (Register) Source (Memory)
Address in Register

Address	Memory
0x100	0xDD
0x101	0xCC
0x102	0xBB
0x103	0xAA
0x104	
:	

Before execution

R0: 0x00000100
R1: 0x12345678

After execution

R0: 0x00000100
R1: 0xAABBCCDD

©2020 SCSE/NTU

17

CZ1106
CE1106 **The Role of the Processor**

- What is the role of the processor (CPU)?
- Fetch instructions** - CPU reads instructions from memory.
- Decode instructions** - Instruction is decoded to determine action required.
- Fetch data** - Some data from memory may need to be fetched in order to complete execution of instruction (optional).
- Execute** - Instruction execution may require CPU to perform some arithmetic or logical operation on the data, or just move the data into a register.
- This **fetch-decode-execute** cycle is performed repeatedly by the CPU once powered-on.

©2020 SCSE/NTU

18

CZ1106
CE1106

Basic Execution Cycle

A Simple Processor

Basic components of a simple processor (CPU) and its interface signals to external main memory.

The diagram illustrates the internal structure of a CPU and its connection to external memory. The CPU is enclosed in a box and contains several components: General Registers, ALU, Buffer Register, Instruction Register (IR), Program Counter (PC), and Control Unit. These are interconnected by an internal address bus and an internal data bus. The PC is connected to the internal address bus via an Address Buffer/Latch (AB). The IR is connected to the internal data bus via a Data Buffer (DB). The Control Unit is connected to the internal control signals. The CPU is connected to external memory via an external address bus (AB), an external data bus (DB), and a control bus. The memory is divided into Address, Data, and Control R/W* sections.

AB = Address buffer/latch
DB = Data buffer

©2020 SCSE/NTU

19

CZ1106
CE1106

Basic Execution Cycle

Fetch Cycle - Instruction

Consider an instruction like: `LDR R1, [R0]`.
In the fetch cycle, the **PC** points to address of next the instruction and its opcode is fetched into the **IR**.

The diagram illustrates the Fetch Cycle - Instruction stage. The PC points to the next instruction address (0x000). The instruction is fetched from memory (0x000) and decoded in the CU. The CU generates a read signal. The instruction is then fetched from memory to the IR and decoded in the CU.

1 PC puts address of instruction on bus
2 CU generates Read signal
3 Instruction is fetched from memory to IR and decoded in CU.

Address	Memory
0x000	0xE5901000 } LDR R1,[R0]
0x004	
0x008	
:	:
0x100	0xAABCCDD } Data
0x104	
:	:

Code Memory
Data Memory

©2020 SCSE/NTU

20

CZ1106
CE1106

Basic Execution Cycle

Fetch Cycle - Operand

- Decoding **LDR R1, [R0]** suggest an operand is needed. Since its is stored in memory, another fetch is required to retrieve operand into CPU.

Address

Memory

0x000	0xE5901000	} LDR R1,[R0]	Code Memory
0x004			
0x008			
:	:		
:	:		
0x100	0xAABCCDD	Data	Data Memory
0x104			
:			
:			
:			

21

CZ1106
CE1106

Basic Execution Cycle

Execute Cycle - Load

- In the execution cycle of **LDR R1, [R0]**, the operand fetch from memory is loaded into the destination register **R1**.

Address

Memory

0x000	0xE5901000	} LDR R1,[R0]	Code Memory
0x004			
0x008			
:	:		
:	:		
0x100	0xAABCCDD	Data	Data Memory
0x104			
:			
:			
:			

22

(c) A/P Goh Wooi Boon - 2021

11

CZ1106
CE1106

Program Execution (Summary)

- Execution of a single instruction may involve multiple accesses to memory. In most single memory (von Neumann-type) CPU, different instructions take **different number** of clock **cycles** to execute.
- Data transfer on external bus is slower than within CPU's internal bus. μ P system performance is limited by data traffic bandwidth between CPU and memory (also known as the **von Neumann bottleneck**).
- Keeping regularly used operands in CPU **registers** helps reduce memory access.
- Keeping instructions and data in separate memories (**Harvard architecture**) can help make instructions execute in more regular cycles (using parallel fetches) and thus improve performance.

R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13 (Stack Pointer)
R14 (Link Register)
R15 (Program Counter)